Abstract-This work proposes a bit-adjacent
INTRODUCTION
Due to the rapid scaling of semiconductor devices into the Very Deep Submicron Semiconductor (VDSM) scale, conventional test algorithms are no longer sufficient in testing various faults in standalone memories and memories embedded in System on Chip (SoC). This problem has made it necessary to develop new and optimized methods for detecting VDSM faults in SRAMs [1] [2] [3] [4] . Then, the technology changes vastly from submicron technology to nanotechnology. The embedded memories of huge size of up to Gigabyte size used in SoC chip will have a significantly high risk of unknown defects randomly located in such a huge number of memory cells. Thus, it requires in-depth analysis to test and diagnose.
Static Random Access Memory (SRAM) testing can be classified into two categories, namely, the testing of Single Cell Faults (SCFs) and the testing of Double Cell Faults (DCFs), which can be further sub-divided into two types, namely, dynamic and static. This work will focus on the testing of Static Single Cell Faults (SSCFs). There are six types of SSCFs, which are Transition Faults (TFs), State Faults (SFs), Write Disturb Faults (WDFs), Read Disturb Faults (RDFs), Incorrect Read Faults (IRFs), and Deceptive Read Disturb Faults (DRDFs) [1] [2] [3] [4] [5] .
Previous works only addressed the testing of DCFs with shorter time, but it is found that most of the DRDFs and WDFs [4] [5] [6] [7] are undetected under 14N Algorithm. Reference [3] , proposed the March CL algorithm, which is able to detect inter-word and intra-word Coupling faults, Stuck-At-Fault (SAFs), TFs, and RDFs only. Most of the optimized algorithms for improving fault coverage only focus on adding and changing the sequence of operation, and always suffer the possibility of increased test time. There are numerous solutions for improving fault detection and fault diagnosis of static DCFs, including March CL(12N), March SR(14N), March SS(22N), and for dynamic DCFs, including March RAW(26N), March BDN(22N), March AB(22N), and MARCH AB1(10N) [1, 2, 3, 8] .
From previous work, the Random Access Memory Simulator for Error Screening (RAMSES), which provides support for the Bit-Oriented-Memories (BOM) test and WordOriented-Memories (WOM) test, proves that with various DBs the fault coverage is improved. It applies multiple DBs tested on MATS++, March X, March Y and March C-algorithm. However, RAMSES only tests conventional faults such as SAF, SOF, ADF, TF, CFin, CFst and CFid [9] . Therefore, it motivates us to improve SSCFs detection using multiple DBs and the test implementation of the BOM test method.
The time complexity of sequential fault simulation is T = k × s, where k is the fault count and s is the length of the test algorithm. For single cell faults, k = O(N), and for two-cell coupling faults, k = O(N 2 ) [9, 10] . From this equation, the testing time is computed based on the fault number, thus, if the DBs vary, the fault signature is increased. Reference [12] also mentioned the development of the WOM test approach, which is purposely designed to test intra coupling faults. It was found that the proposed solution increases the test time with a factor of DBs number [11] . However, the testing time is different to the real hardware testing where the total number of Built-InSelf-Test (BIST) operation cycles compute with this equation T = N× (A×B). Referring to this equation N is the length of the test algorithm, A is the address number and B is the number of data bits of the memories. Based on this concept, we will run hardware simulation with specified test algorithm to ascertain the validity of this observation.
Some specific test algorithms, such as March CL [2, 6, 7] , which is able to detect all coupling link faults with lower time complexity, and March SR [3] , which is able to detect all realistic static faults, have been used in our work. These test algorithms only apply 12N and 14N operations. However, we will also include MATS++ and March C-algorithm [9, 10] Our main objective in proposing DBs management utilization is to obtain high fault detection but with the shortest test cycle compared to the common practice with a longer test time. In the proposed scheme, the rule of thumb is to have the static scheme and the dynamic scheme for DBs management. This proposed scheme only focuses on single cell fault detection to prove that WDFs and DRDFs can be detected in the selected algorithm with a new scheme and the later work will be enhanced to test Static Double Cell Faults (SDCFs). In our proposed scheme, DBs will be varied and may not have fixed DBs; the target is to achieve maximum fault coverage by including non-transition, transition write operation data and, if possible, two consecutive read operation data. Thus, faults caused by those operations either sensitized by writing operations or read operations, can be detected.
Based on the prior discussion, the scope of work for this paper will cover the following three issues: 1) Implementing multiple DBs stimuli with the new proposed scheme using the BOM test approach instead of the WOM test approach. Initially, this approach will focus on SSCFs testing. It will be proved that the proposed scheme detects WDFs and DRDFs unlike the conventional DBs in specified test algorithms. However, efforts have also been made to achieve 100% fault coverage for other SSCFs detection with the proposed scheme. 2) Contrary to the WOM approach, by adding DBs, as applied in the BOM test, this scheme will not increase the cycle test time. This is because, based on the BOM concept the testing of marching will only be done on each bit and compared with the expected result after two cycles reading bit by bit. Thus, either it gives values 0 or 1; it does not make any difference, unless in the test algorithm, another operation is added. 3) Since the proposed scheme uses multiples of DBs, , one test evaluation and hardware implementation needs to be done to present the comparison between the conventional BIST and proposed BIST with the DBs managed pattern. The rest of the paper is organized as follows: Section II discusses the new DB Management scheme to be applied in the existing test algorithms. The Mod March Algorithm Implementation with the most optimum DBs that can detect target faults will be explained in sub-section II. Fault detection on its partition column cell is also discussed. In section III, discussion concerning test cycle time of memory Built-InSelf-Test (BIST) between Mod March SR, March SR and March SS are given. Section V concludes this paper.
II. MOD MARCH ALGORITHM AND THE DBS
MANAGEMENT SCHEME
The March SS algorithm as the benchmark algorithm for SSCFs fault detection consists of 6 March elements, MEs. For each ME a sequence of operations follows addressing the order to be marched through the memory under test. In this algorithm, DBs consist of two values, 0s and 1s with 22N operations, which is able to detect all SSCFs and SDCFs [1] . The total number of operation cycles, T = 22 × (A×B) is a long cycle time. As already mentioned in Section 1, our main focus is to improve fault coverage and have a good fault diagnosis without adding test operations using the DBs management scheme.
Conventional testing only applies all 0s and all 1s in the March Algorithm and some of the testing uses a Checkerboard array 0101…0101 to be written into the memory cell. The four DBs commonly used in industry are [9, 10] Table I shows possible DBs that could be injected into the test algorithm and its data management scheme. Adjacent bits are split into four partitions (Nbits/4), where both static and dynamic schemes are applied into its column stripe. From Table I , the first row of possible addresses DBs, all bits are inverted from 0s to 1s or vice versa while second row of DBs, 0101 inverted to 1010 or vice versa [12] . In a static scheme, the later DBs will be written with the same value from former DBs, as shown in Table I , either Bit2 and Bit3 under middle column stripe group or Bit1 and Bit4 under end-to-end column stripe, which remains unchanged from 0 0 or from 1 1. The testing of each bit is based on the interleaved-bit concept, which refers to its bit cell location from LSB to MSB. In a dynamic scheme to form a later DB, the inverted values apply at its middle column stripe or end-to-end column stripe data, which change from 0 1 or 1 0 from the original DB. The proposed scheme introduces flexibility in manipulating DBs scheme management in existing test algorithms. As already discussed in Section I, a common practice in BOM testing is stimuli DBs with all 0s and all 1s, rather than giving unique data that can make detection possible. At March Element 1 (ME1), the marching element is writing 0s at each bit from MSB to LSB and after finishing writing 0s it goes to the next upper address (⇑ ). At ME2, BIST will read 0(r0) and write 1(w1) at the1 st bit, read 0(r0) and write 0(w0) at the 2 nd bit and 3 rd bit, and read 0(r0) and write 1(w1) at the 4 th bit. This operation will continue for the next address. For ME3, the addressing order is different where each operation is required to execute from the maximum to the minimum address. For ME3, it will read 1(r1) at the 1 st bit, read 0(r0) at the 2 nd and 3 rd bit and read 1(r1) at the 4 th bit.
This step will also apply to the lower address (⇓).
This DBs management scheme is applied into the various March algorithms mentioned in Section 1, in order to reach maximum fault coverage. All possible DBs will be inserted The DB management concept is implemented in the MATS++, March C-, March SR and March CL algorithms. These four algorithms all apply 0s and all 1s are stated as below: 
B. Mod MATS++ (6N)
The Mod March Algorithm adopts both data partitioning and DB management for MATS++ (6N) and is stated as follows, namely, DBs algorithm sequence 1, {⇕ (w(0000)): ⇑ r(0000),w(0110)): ⇓ (r(0110) , w(1111), r(1111)) } where db0 is 0000, db1 is 0110 and db2 is 1111. For this set of DBs, WDF0 can be detected at bit1 and bit 4 and WDF1 can be detected at bit 2 and bit 3. For TFs detection, only TF↑ can be detected for all bits but TF↓ is un-detectable. If the set of DBs of Mod MATS++ is, namely, DBs sequence (2), db0: 0101 db1: 0101 db2: 1010, WDF0 and TF ↑ can be detected at bit1 and bit3, and WDF1 and TF↓can be detected at bit2 and bit4. However, at bit1 and bit3, WDF1 and TF↓ are undetectable and at bit2 and bit4, WDF0 and TF↑ are undetectable. The fault detection improved at particular bits but the testing is still insufficient to test for all WDFs and TFs for all bits. Note that for this algorithm, DRDFs cannot be detected as there is no r0r0 or r1r1 operation.
C. Mod March C-(10N)
The Modified March Algorithm adopts both data partitioning and DBs management for March C-(10N) is stated as follows:
{⇕(w(db0)): ⇑(r(db0),w(db1): ⇑(r(db1),w(db2)): ⇓(r(db2),w(db3)): ⇓(r(db3),w(db0): ⇕(r(db0)): } In an effort to achieve fault detection improvement, the most optimum DBs applied in Mod March C-is db0:0000 db1:0110 db2:1111 db3:1001 db0:0000. Hence, Mod March C-with its DBs is: At each bit under column stripe strategy, non-transition operation of 0 0 and 1 1 and transition operation of 0 1 and 1 0 will also occur in each bit, thus allowing the detection of WDFs and TFs for each bit using only 10N operations. All other faults such as SFs, SAFs, IRFs, and RDFs can be detected by a read operation. However, DRDFs cannot be detected due to the absence of a double read operation, as discussed in Section II B. The fault coverage for March C-is improved by approximately 22.6% where 12 detectable faults include STAFs compared to the total of SSCF 14 fault types.
D. Mod March SR(14N)
The Modified March Algorithm for March SR adopting data partitioning and DBs management has 3 sets of possibility stimuli for the detection of all SSCFs. These 3 possibilities can be listed to group 1 with the DBs sequence of 0000 1111 0101 0101 1010 1010, group 2 with the DBs sequence of 0000 0110 1111 1001 1001 0000 and group 3 with the DBs sequence of 0000 0110 1111 1111 1001 0000. Taking group 2 as an example, we classify 0000 as db0, 0110 as db1, 1111 as db2, 1001 as db3, therefore, the Mod march SR is stated as follows:
{⇕ (w(db0)): ⇑ (r(db0),w (db1), r(db1), w(db2):⇑ (r(db2),r(db2)): ⇑ (w(db3): ⇓ (r(db3),w(db0),r(db0), w(db0)): ⇓r(db0),r(db0)) } where { ⇕ (w(0000)): ⇑ (r(0000),w (0110), r(0110), w(1111): ⇑ (r(1111),r(1111)): ⇑ (w(1001): ⇓ (r(1001),w(1001),r(1001), w(0000)): ⇓r(0000),r(0000))
The illustration of the test algorithm executing write operation, which allows non-transition and transition DBs and double read operation are illustrated in Fig. 2. Fig. 2 shows four bit cells of memories, where each cell is connected to the Bitline (BL) and Inversion of Bitline (BLB) from Bit0 to Bit4 and WL0, word line 0. At the left of Fig. 2 , it shows the write operation from each March Element. With three DBs, it allows a non-transition operation and transition operation at each bit where bit1 and bit4 have a sequence of 0 0 1 1 1 0 and at bit2 and bit3 they have a sequence of 0 1 1 0 0 0. These write operations are already illustrated by writing the property occurring for each ME. Thus, allowing WDF = {WDF0, WDF1} and TF={ TF↑ and TF↓ } to be testable for each bit in the memory, which already fulfilled their FFPs for WDF = (<0w0/1/->, <1w1/0/-> and FFPs for TF = < 0w1/0-> < 1w0 /1/->. . The functional fault primitives for DRDF0 and DRDF1 is FFP1= (<r0/↑/1>) and FFP2=( <r1/↓/0>) respectively. Test mechanism of this fault requires two fold read operation where one read operation sensitize the fault and the other read operation read the faulty value. The first read operation only sensitize the cell to change to the fault state in one period cycle where by inverting the cell's value, meanwhile, the read operation is given the correct value taken from the current state value. The new updated value of the cell will be observed after the next read operation is executed. The test mechanism is illustrated at the right of the Fig.2 showing the double read operation places in the algorithm at the third March element, ME3, (r1111,r1111) and at the sixth March element, ME6, (r0000,r000). This test sequence satisfies FFPs (<r0/↑ /1>, <r1/↓/0>), for the DRDF0 and DRDF1 detection respectively.
E. Mod March CL (12N)
The Modified March Algorithm adopts both data partitioning and DBs management for March CL (12N), as stated as follows. The DBs pattern sequence in this Mod March CL is 0000 0110 1111 1001 0000 where the data background partition splits to column end to end (bit1 and bit4) and middle column (bit2 and bit3). The test sequence operation for bit1 and bit4 is ⇕w0; ⇑r0w1; ⇑r1r1w1; ⇓r1w0r0; ⇓r0w0; ⇕r0, meanwhile the test sequence operation of bit2 and bit3 is ⇕w0; ⇑r0w0; ⇑r0r0w1; ⇓r1w1r1; ⇓r1w0; ⇕r0. However, the main difference between them is that the proposed modified March CL has a double read operation including bit adjacent management on its DB. This allows DRDFs to be detected. Reference [2] also stated that DRDFs can be detected using the March CL test algorithm.
For this sequence, both non-transition data of 0-0 and 1-1 and transition data of 0-1 and 1-0 are present for each bit partition, allowing WDFs and TFs detection. The fault coverage for the MOD March CL is 100% for SSCF faults while maintaining a 12N operation cycle. impact on different SRAM configuration with the proposed scheme compared to the conventional scheme can be evaluated. This test algorithm is defined using the User Defined Algorithm (UDA) language whereby the user can specify the desired test algorithm defining steps and marching elements for testing memories [21] .
F. Fault Detection Result
After implementing the UDA algorithm, namely, March_SR_Uda,March_SS_UDA and March_SR_Mod_UDA, all DBs are defined to generate BIST memory Register Transfer Level (RTL) hardware with its test bench in Verilog format and its memory wrappers. Simulations are done to view the test simulation executing the expected scheme operation. If that doesn't happen, the UDA definition steps and memory operation models need to be checked and modified until the expectation is achieved. After all simulations are successfully completed for each RTL, the Verilog hardware module is synthesized using 90 nanometer (nm) process technology library. The results are shown in Table III . Referring to the Table III , the third column shows the total cycle testing to execute memory testing. As listed in Table III , single port memories SRAM 4×4 and dual port SRAM 8x8 are taken as memory under test (MUT). The result at part 1(a) and 1(b), shows that the BIST of March_SR_Uda and March_SR_Mod_UDA performs the same cycle test time even though DBs management is already included. However if compared to March SS for both MUT, the testing time is still longer compared to Mod March SR where for testing the Single Port SRAM 4×4 it gives a 50% higher test cycle and for testing the Dual Port SRAM 8×8, it gives a 56% higher test cycle. Note that March SS is covers all SSCFs and SDCFs. Fig. 3 shows the correlation between the total testing time denoted as T, test length of test algorithm denoted as N, and features of SRAM denoted as A×B, where A is address number and B is data bit size. The graph illustrated that with the same N, the total cycle test is the same, however, with a higher N the test time increased. For SRAM 8×8, which is double the size of SRAM 4×4, the total cycle test clock is almost double. Hence, it shows that the testing time did not increase even when the multiple DBs were applied in the specified test algorithm. In this paper, we showed that undetectable faults can be detected by modifying the DBs operation scheme. The proposed scheme reveals SSCFs detection improvement up to 100% fault coverage by proposing flexibility in manipulating DBs scheme management in selected algorithm. With the new scheme, all SSCF faults memories are detected by the 14N Mod March SR and 12N Mod March CL with DBs managed pattern while maintaining the cycle test time. As for future works, the scheme in Mod March algorithms can be used in enhancement work for detecting SDCFs and dynamic DCFs.
